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Stencil masks are key to charged particle projection lithography, in particular for ion projection
lithography. To fulfill pattern printing requirements in the sub-70 nm regime, excellent thickness
uniformity and thermal emissivity control are critical parameters for high quality stencil mask
fabrication. We propose and demonstrate a technique based on infrared variable angle spectroscopic
ellipsometry ~IR-VASE! to measure these parameters with adequate accuracy and precision. The
refractive index of the Si membrane was evaluated using a Sellmeier dispersion model combined
with a Drude model. Because of its spectral range from 2 to 33 mm, the IR-VASE method is
sensitive to the thickness of layers as well as to the concentration and profile of Si membrane
doping. © 2000 American Vacuum Society. @S0734-211X~00!08106-3#
I. INTRODUCTION
Silicon stencil masks can be applied to ion projection li-
thography ~IPL!, electron beam projection ~PreVail!, but
might as well also be used for photon based lithographic
techniques @157 nm, extreme ultraviolet ~EUV!#.1 Charged
particles or photons illuminate a stencil membrane mask
with reduction printing to resist coated wafer substrates.
Quantitative determination of the mechanical, electrical
~conductivity!, and thermal characteristics of stencil masks is
a critical issue in the development of highly reliable mask
technology. Thin silicon membranes like those used for this
study were fabricated using the pn junction electrochemical
etch stop ~ECES! technique.2,3
The focus of this study is to demonstrate that the mem-
brane thickness depends on the applied reverse bias on the
pn junction during the ECES etching. We determined that by
utilizing infrared variable angle spectroscopic ellipsometry
~IR-VASE!.4
II. pn JUNCTION ECES TECHNIQUES FOR
SILICON MEMBRANE FABRICATION
To fabricate thin ~;3 mm! membranes from ^100& silicon
wafers, aqueous alkali solutions like KOH or tetramethyl
ammonium hydroxide ~TMAH! are widely used. The etch
mechanisms5,6 are based on the oxidation of silicon in water
and subsequent dissolution of silicon hydroxide from solid
state silicon in an ambient with an excessive pH value by
building silicon hydroxide complexes. The electrons injected
into the conduction band of the silicon crystal during the
oxidation steps reduce water molecules at the silicon and
electrolyte interface by forming hydroxide ions and hydro-
gen gas.
Si14OH2 ——→ SiO2~OH!2
2212H114e2,
4H2O14e2 ——→ 4OH212H2.
The etch rates of crystalline silicon in alkali solution are
different, depending on the crystal orientation. This aniso-
tropic etch behavior is due to different oxidation states of
silicon atoms at the surface in different crystal orientations.
Thus, the ECES is based on anodic passivation of silicon
in an aqueous alkali solution. A positive potential of 0.5–0.8
V over the open circuit potential can passivate both p- and
n-type silicon from etching. A sufficient anodic potential
causes an accumulation of holes (h1) at the silicon surface
which increase oxidation states of silicon atoms at the inter-
face between Si and electrolyte according to Ghandi.7
Si12h1→Si21.
The Si atoms react with OH2 ions diffused into the surface
to build Si~OH!2,
Si2112OH2→Si~OH!2,
which change into SiO2 by splitting the hydrogen. The wafer
surface is now covered with a very thin but dense SiO2 film
which reduces the etch rate of silicon about two orders of
magnitude. Using a reverse biased pn junction structure, the
thin n-type Si region can be anodic passivated from the etch
process while the p-Si substrate ~due to a drop in potential at
the pn junction! is insufficiently protected and will be etched
off. A thin n-Si sheet with controlled thickness can be cre-
ated conveniently by standard diffusion or ion implantation
processes used in common integrated circuit ~IC! production.
Specifically, the Si membranes used for the present study
were fabricated with the ECES technique according to the
following process steps @Fig. 1~a!#. The starting material was
double side polished 100 mm p-type ^100& Si wafers. Subse-a!Electronic mail: sossna@schottky.physik.uni-kassel.de
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quent to thermal oxidation and window fabrication in this
layer on the front and back sides, phosphorus was implanted
at the front side to achieve an n-type top layer after proper
annealing. Using phosphorus diffusion the stress of the sub-
sequent Si membrane can be controlled precisely because P
provides tensile stress within the Si matrix. A metal layer
was deposited onto the front side, forming electrical contact
to the n-type layer. Using a newly designed electrochemical
etch cell, which protects the front side totally from the aque-
ous alkali solution, membranes of about 4–7 mm were fab-
ricated. As an example Fig. 1~b! shows a 100 mm Si wafer
with 24 Si membrane fields.
For use as stencil masks the Si membrane must have a
very homogeneous thickness—better than 1%.8 For the case
of ECES fabricated Si membranes the thickness depends on
the pn junction space–charge region. This can be explained
as follows with the assumptions ~i! that near the pn junction
(x50) in the thermal equilibrium the charge density is zero
outside of the transition region (2xp0,x,xn0) since bulk
silicon is electrically neutral, ~ii! that the minority electrons
on the p side and the minority holes on the n side are ne-
glected, and ~iii! that the majority carrier concentrations are
close to the doping concentrations near the edge of the tran-
sition region.9 Therefore inside the transition region the
charge density r0(x) is given by
2qNa, ~2xp0<x<0 !
r0~x !’
qNd, ~0<x<xn0!
with r0~x !50, ~x<2xp0 Ú xn0<x !,
~1!
where q is the electron charge, p0 , and n0 the p and n
charge-carrier concentrations and Na and Nd the p-and n-side
doping concentrations.
Finally the transition region is seen as completely de-
pleted of mobile holes and electrons ~the transition region at
the pn junction [ the depletion region!.
By making the depletion approximation and dividing the
pn junction into a depletion region sandwiched between bulk
p and n regions, relatively simple solutions can be found,
e.g., the depletion region width using Gauss’s law:
dE
dx 5
r~x !
es
, ~2!
where es is the electric permittivity of Si(es511.7e0).
The solution for the edge on the p side of the depletion
region using the barrier potential fB5fn-fp , where fn and
fp are the potentials of the n- or p-bulk region in thermal
equilibrium is
xp05A2esfBqNa
Nd
Nd1Na
. ~3!
It follows that the membrane thickness and stress depend
only on the doping concentrations Na for the p side and Nd
for the n side. However the membrane thickness can be var-
ied due to the barrier potential fB .
The etch stop during electrochemical etching can be con-
trolled in situ by measuring the current I of the reverse bi-
ased ‘‘pn diode’’ versus time t ~Fig. 2!. As the back side of
membrane approaches the space–charge region, more OH2
will be accelerated towards the membrane, resulting in an
increased electrochemical reaction rate and subsequent in-
crease in the current density. Thus, with a greater degree of
coverage by the hydroxide, the SiO2 passivation layer be-
comes thicker, causing the current to finally settle at a con-
stant value. This indicates the end of the etch process. In this
way well-controlled, repeatable thin silicon membranes can
be produced in which the thickness variation depends on the
bias voltage using the ECES technique.
III. EXPERIMENTAL SETUP: IR-VASE
To use these thin Si membranes for stencil masks, it is
important to evaluate the thickness nondestructively. The
samples were measured using a commercially available in-
frared variable angle spectroscopic ellipsometer.10 The in-
strument consists of a Fourier-transform-based infrared spec-
trometer combined with a rotating-compensator variable
angle ellipsometer. The compensator not only insures the
accuracy of the ellipsometric angle D over its full 360° range
it also provides a means by which to measure the amount of
depolarization caused by the sample. For this study, data
were acquired over the 2–30 mm ~wave number of 330–
5000 cm21! spectral range. The beam diameter is 8 mm at
the sample, with a 3° angular spread. Data were taken with a
resolution of 32 cm21 at two or three incidence angles be-
tween 55° and 70°. This yielded ellipsometric data with rea-
sonable sensitivity and signal-to-noise ratios.
Values for C and D at each wavelength comprise the
ellipsometric spectrum. This spectrum is an extremely sensi-
tive function of the various layers and microstructure of a
sample ~for further information about ellipsometry, see Refs.
11 and 12!. Unfortunately, for all but the simplest samples,
this function cannot be inverted; therefore information must
be extracted by optimizing the parameters of an appropriate
optical model fit to the data. The numerical regression pro-
cedure used here ~described by Herzinger et al.11! adjusts the
various parameters until the mean square error between the
calculated and measured ellipsometric values is minimized.
The optical properties of each silicon layer are defined by
the classical Drude equation12
e j5offset1
A
Ea
22E2
2
1
rdcj
4p\2
~E2t1i\E ! , ~4a!
rdcj5
m*
N je2t
5
1
N jem
, ~4b!
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where e j is the complex dielectric function of the j th layer,
the offset, A, and Ea terms comprise a Sellmeier model for
the residual dielectric response from the interband transi-
tions, E is the energy of the incident photons, and t is the
mean scattering time of the free carriers. The quantity rdcj is
the dc resistivity of the j th layer. It is inversely proportional
to the electronic charge e, the carrier concentration N j , and
the carrier mobility m5et/m*, where m* is the carrier ef-
fective mass. For this study, we assume that t is independent
of photon energy. Ultimately, we wish to determine N j ; un-
fortunately, N j is not independent of mobility, since 1/rdcj
5emN j . This is problematic because m5et/m*, and both
m* and t are strong functions of doping in heavily doped
samples. We use a method based on ASTM standard
723-88,13 which yielded good results in a previous study.4
This method converts silicon resistivities directly into carrier
densities using empirical equations that were developed from
a set of carefully characterized samples.
IR-VASE measurements were made on both the front and
back of the pn membrane, because the highly doped region
strongly absorbed infrared light. From the back side, IR light
FIG. 1. ~a! Process flow of pn-membrane production for open stencil masks
using electrochemical etching with a pn-etch stop. ~b! Sample with 24 mini-
membranes (737 mm2) on which membrane thickness was measured with
IR-VASE.
FIG. 2. Behavior of current I vs time t during the electrochemical etching
and in particular during and shortly before the electrochemical etch stop.
FIG. 3. Experimental data of ellipsometric angles C and D measured with
IR-VASE and the corresponding fits @Er: ellipsometry from the highly
doped ~reverse! side; E: ellipsometry from the back side#.
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penetrates through 6 mm of low-doped Si and reflects from
the highly doped front side region, producing strong interfer-
ence oscillations ~see data labeled ‘‘E’’!. From the front side,
IR light cannot penetrate beyond the highly doped region,
resulting in no interference oscillations ~see data labeled
‘‘Er’’!. Simultaneous analysis of both data sets provides the
best description ~Fig. 3! of the membrane’s IR optical re-
sponse.
The result of the sample which was etched with a bias
voltage of 11 V is shown in Table I using thicknesses deter-
mined from the data fit. The 90% confidence limit for the
bulk and doped silicon layers was 60.03 mm.10,11 The total
sample thickness was 7.04 mm. The heavily doped region
thickness of 2.03 mm compares favorably with estimates
based on standard methods of IC technology. The free-
carrier concentration depth profile for the same 11 V bias
sample is shown in Fig. 4. The carrier concentration was
derived using the empirical equation from Ref. 13.
IV. RESULTS
For these experiments, 100 mm^100& Si wafers with de-
fined pn junctions were wet chemical etched using ECES in
a 30 wt % KOH solution at a temperature of 60 °C. To
achieve a specific etch stop a dc bias voltage U was applied.
By increasing this voltage U in the range between 2 and 11
V the membranes become thicker ~a darker red color!.
Comparison between the measurement results obtained
and the theoretical thickness approximation presented above
we found a dependency of the thickness of membrane d on
the applied bias voltage U. That is shown in the experimen-
tally determinated ~black dots! and theoretically predicted
~dashed line! thickness versus bias voltage diagram ~Fig. 5!.
With the depth of the n-type dopant ~phosphorus! dn and Eq.
~3! known we get the relationship for the effective membrane
thickness as
d}dn1A 2esqNa
Nd
Nd1Na
U . ~5!
Consequently we can determine, with the doping concentra-
tions Na for the p side and Nd for the n side, not only the
thickness, but also the ‘‘integral’’ stress of the membrane
with bias voltage U.
V. SUMMARY
It was shown that the thickness of thin Si membranes,
realized with the electrochemical etch stop using pn-junction
wafers, can be controlled by the bias voltage. With IR-VASE
we were able to determine the thickness of such thin Si
membranes that consisted of a highly doped n1-type ~phos-
phorus! region and a p-type ~boron! region. Furthermore, the
depth profile of the optical constants and of the concentration
of the free carriers in membranes has been experimentally
evaluated. From these values the thermal emissivity and ther-
mal conductivity can be determined.
FIG. 4. ~a! Depth profile of optical constants ~refractive index n and extinc-
tion coefficient k! of the highly n-doped membrane side ~IR-VASE! and ~b!
the resulting free carrier depth profile.
FIG. 5. Dependence of the total membrane thickness d on the bias voltage U
for fabrication with ECES, experimentally determinated ~black dots; with an
accuracy of 60.03 mm, Refs. 10 and 11! and theoretically predicted ~dashed
line!.
TABLE I. Thickness of the regions of the pn membrane, which was etched
with ECES using a bias voltage of 11 V and measured with IR-VASE.
Native oxide backside 0.005 mm
Silicon bulk region 5.00 mm
Silicon with free carriers 2.03 mm
Native oxide frontside 0.001 mm
Total thickness 7.036 mm
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